Elektronik: kredse og komponenter
Se alle bogdetaljer →
Soft Error Reliability of VLSI Circuits
Analysis and Mitigation Techniques
Udgivet af Springer Nature Switzerland AG
ISBN
9783030516123
Om denne bog
This book is intended for readers who are interested in the design of robust and reliable electronic digital systems. The authors cover emerging trends in design of today''s reliable electronic systems which are applicable to safety-critical applications, such as automotive or healthcare electronic systems. The emphasi…
Boghandelspriser
| Boghandel | Titel | Format | ISBN | Pris | Lagerstatus | Levering | |
|---|---|---|---|---|---|---|---|
Ingen boghandelstilbud endnuVi har titlen i kataloget. Priser vises her, når boghandlere lister den. |
|||||||
5
0
4
0
3
0
2
0
1
0
0%
Anbefaler
0
Verificeret
Ingen anmeldelser endnu
Bogdetaljer
Forfatter
Behnam Ghavami, Mohsen Raji
Forlag
Springer Nature Switzerland AG
Kategori
Elektronik: kredse og komponenter
ISBN-13
9783030516123
EAN
9783030516123
Format
Hæftet
Sprog
Engelsk
sider
114
Undertitel
- Analysis and Mitigation Techniques
Produktbeskrivelse
This book is intended for readers who are interested in the design of robust and reliable electronic digital systems. The authors cover emerging trends in design of today''s reliable electronic systems which are applicable to safety-critical applications, such as automotive or healthcare electronic systems. The emphasis is on modeling approaches and algorithms for analysis and mitigation of soft errors in nano-scale CMOS digital circuits, using techniques that are the cornerstone of Computer Aided Design (CAD) of reliable VLSI circuits. The authors introduce software tools for analysis and mitigation of soft errors in electronic systems, which can be integrated easily with design flows. In addition to discussing soft error aware analysis techniques for combinational logic, the authors also describe new soft error mitigation strategies targeting commercial digital circuits. Coverage includes novel Soft Error Rate (SER) analysis techniques such as process variation aware SER estimation and GPU accelerated SER analysis techniques, in addition to SER reduction methods such as gate sizing and logic restructuring based SER techniques.
Prishistorik
Indlæser prishistorik...